and Yasuaki Inoue †1
Introduction
Advanced MOSFET technologies are drawn by aggressive scaling of device size, where reduction of the gate-oxide thickness is inevitable. It is already wellknown that the reduction results in enhanced tunneling currents 1) , which are observed as leakage currents flowing into the channel. The gate leakage current is caused by quantum mechanical effects and changes in carrier transport. As one of the leakage currents, the gate induced drain leakage (GIDL) current becomes important especially during accumulation operation. The GIDL current is caused by the tunneling taking place in the narrow-depletion region at the drain underneath the gate oxide. Electron-hole pairs are generated by the tunneling of valance band electrons into the conduction band and collected by the drain and the substrate separately. The electron-hole pair generation is mod- †1 Waseda University †2 Semiconductor Technology Academic Research Center †3 Hiroshima University †4 Silvaco Japan Co., Ltd.
eled by the direct band-to-band tunneling (BTBT), but also through the trap assisted tunneling (TAT). Thus the GIDL current is written from the BTBT current and TAT current integration of the generation function over the depleted gate drain overlap region 2), 3) . The BTBT mechanism is known to be dominant in the high electric field 4) whereas TAT current is dominant in the low electric field region 5) . This trap assisted tunneling effect could be described by the conventional Shockley-Read-Hall (SRH) expression for recombination via traps 2),4) . Essentially, the GIDL current is generated at the drain junction under the accumulation condition. The drain-to-source voltage (Vds) increase induces a very narrow potential well in the drain just under the gate, causing carrier generation. Therefore, the GIDL current is strongly dependent on Vds. At further reduced the gate-to-source voltage (Vgs) values the direct gate tunneling starts to dominate the GIDL current measurements, resulting in Vds independence 6) . Existing compact model does not include the GIDL current model. BSIM3 7) has no description about GIDL current. On the other hand, BSIM4 4),8) , PSP102 9),10) and HiSIM1 11) models include GIDL current models. These descriptions are not enough for the accuracy on the bias dependences when we consider the power consumption and circuit performance in SPICE circuit simulation. The accuracy is still insufficient for advanced technologies. The development of accurate compact model for the GIDL current is not simple due to many complicated mechanisms influencing on the direct tunneling.
For advanced MOSFET circuit simulation, the GIDL model should be derived from the underlying physical mechanism. Alternatively, modeling from the physical mechanism and adding semi-empirical approach for reproducing the measurements are also effective. Several GIDL current models have been reported in the published papers. However, there are very fewer papers about the model accuracy for reproducing measurements of various gate width and gate length, as far as authors know.
In this paper, we propose a new GIDL current model without binning implemented into HiSIM2 (Hiroshima-University STARC IGFET Model) 6), 2 . The model of GIDL tunneling current is based on the basic tunneling theory. The accuracy and validity of the model are investigated for measurements with wide variety of device geometries in one model parameter set 6) . Additionally, we investigate the strong influence of GIDL current on the performance of the resistor load inverter circuit and differential amplifier circuit.
Former Modeling of the GIDL Current
Advanced MOSFET GIDL current model such as BSIM4, PSP102, and HiSIM1 include different models. The model equations and their performances are summarized.
BSIM4 Model
BSIM4 model is presently the industry-standard MOSFET model for deepsubmicron digital and analog circuit designs developed by the University of California at Berkeley. The GIDL/GISL currents and its body bias effect are modeled as . In model equations, the GIDL current is calculated
where AGIDL, BGIDL and CGIDL are the GIDL current coefficients and some additional parameters for binning 9),10) . The quality of the PSP model has issues in continuity of the model equations, because two equations (Eqs. (5) and (6)) are alternatively applied according to the bias condition. Moreover, PSP has local binning method to extract the 9 model parameters. It is well-known that the boundaries of binning areas induce discontinuities among different segmented areas.
HiSIM1 Model
HiSIM1 is a MOSFET model for circuit simulation based on the drift-diffusion approximation with the surface-potential description, which was originally developed by Pao and Sah 16) . The most important advantage of the drift-diffusion approximation is the unified description of the device characteristics for all bias conditions. The physical reliability of the approximation has been proved by 2D device simulations with channel lengths even down to 0.1 um. HiSIM1 is proposed by Hiroshima University together with STARC (Semiconductor Technology Academic Research Center) 11) . In HiSIM1, the GIDL current equation is
where GIDL1, GIDL2, and GIDL3 are the GIDL current coefficients, VG' is the effective gate voltage, ΔVth is the threshold shift due to short channel effect (ΔVthsc) and due to reverse short channel effects by the pocket implantation (ΔVthlp). The GISL current is written without introducing additional model parameters in the following equations assuming the symmetrical source/drain contact 11) .
HiSIM1 includes 3 model parameters, describing not only gate bias, but also drain bias dependence like BSIM. The main difference is that HiSIM1 model does not need the binning option to extract model parameters. However, reproduction of the gate bias dependence is not sufficient.
Summary of the Former Models
It is concluded that none of the existing models, BSIM4, PSP102, and HiSIM1 meet all of requirements to be fulfilled for accurate circuit simulations. It consumes significant time to extract the model parameters because the binning pro- 
Proposed Modeling of the GIDL Current
It is known that the GIDL current occurs at the drain as schematically shown in Fig. 1 . A simulated drain current ID with a 2D-device simulation 17) is demonstrated in Fig. 2 . Two different tunneling mechanisms as a function of applied voltages are depicted in Fig. 2 .
In general, the BTBT current equation is written as a function of the electric field E with fitting parameters A and B 18) .
(15) The electric field E is calculated by Eq. (16) .
where Vdg is the drain to gate voltage, q is electron charge, Eg is the band-gap energy, Tox is the gate-oxide thickness. HiSIM1 GIDL model equation is similar to this equation. On the other hand, the TAT current and recombination current density equation is
where J is the saturation junction current density, kB is Boltzmann constant, T is absolute temperature, TNOM is normalized temperature, X is the exponential temperature coefficient of the junction current 8) . This current is already described in the junction current of HiSIM2 model as the same effect in Eq. (18) .
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where A and P are the area and the perimeter parameters of the drain or source region. The instance parameter NF is the number of fingers. The current density js, jssw, and jsswg are described the area, the sidewall, and the gate edge of the regions. The jsswg is consisted of the band-gap energy: Eg, the reverse constant of thermal voltage: β, the absolute temperature: T, the normalized temperature: Tnom, the model parameter of TAT current coefficient: JS 0SWG, the model parameter of temperature coefficient of the junction density: XTI, and the model parameter of the gate edge emission coefficient: NJSWG 19) .
GIDL Current Equations
The GIDL current IGIDL is proposed on the basis of the direct tunneling mechanism as Eq. (20).
where ΔY is the length between the narrow potential well at the drain contact (see Fig. 1 ). The coefficient α is the direct tunneling coefficient, and Ids is the drain current including the generation current 6) . The proposed GIDL current model considers the BTBT current. At first, the electric field E is calculated by Eq. (21).
where Tox is the gate-oxide thickness, ΔTox describes the correction due to the gate width variation, and V is the bias voltage between the drain/gate voltage and the bulk voltage, calculated by Eq. (22). ΔV th = ΔV thsc + ΔV thlp + ΔV thw, (23) where ΔVthsc is the threshold voltage shift due to short channel effect, ΔVthlp is the threshold voltage shift due to reverse short channel effects due to impurity concentration inhomogeneity in the direction parallel to the channel caused by the pocket implantation, and ΔVthw is Vth reduction for reduced channel width with the shallow trench isolation. The variables ΔVthsc, ΔVthlp and ΔVthw are calculated by real device constants such as flat-band voltage, substrate doping impurity concentration, maximum peak of pocket impurity concentration, and length of the pocket extension into the channel. The effective ΔTox is calculated by Eq. (24) using the semi-empirical verification for physical device modeling and reproducing the measurements with two types of 90 nm MOSFET technologies.
where Cox is the gate-oxide capacitance, Weff is the effective gate width, WFC is a model parameter for including the edge fringing capacitance effects, and 
The final GIDL current IGIDL is
where GIDL1 is a model parameter determining of IGIDL magnitude and GIDL2 is a model parameter for adjusting electric field. The equation is based on the HiSIM1 description considering BTBT with the model parameter GIDL4 as a modification of the electric field. HiSIM2 with the proposed model is implemented into Spice3f5 for model verification. The gate induced source leakage (GISL) current is calculated with same equation as the GIDL current described without introducing the new additional model parameters as HiSIM1. The selection either GIDL current or GISL current is done by the polarity of the current flow 11) .
GIDL Current Model Parameters
The model parameter set of the GIDL current model is shown in Table 2 . It requires totally 7 model parameters valid all bias conditions for any device size without binning option.
Calculation Results with the Former Model

Former Parameter Extraction
The GIDL calculated results of HiSIM1 former model are compared with the measurements in Fig. 3  11) . The gate size of the device is 10 um width and 10 um length in 90 nm technology.
Former Extraction Error
The extraction error is shown as the difference between the measurements and the simulation results. We define the error equation in Eq. (28), where sim means simulation results, msr means measurements and E is error index that we evaluate fitting accuracy of the parameter extraction.
The accumulation region of HiSIM1 GIDL model is not fit to measurements. Therefore, the maximum error is up to +0.38 / −0.45 in the accumulation region, except the error index of the drain current in Fig. 4 . The extraction errors of other gate size are same tendency.
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Calculation Results with the Proposed Model
Proposed Parameter Extraction
The device sizes investigated are summarized in Table 3 for NFETs and Table 4 for PFETs with a 90 nm technology. Calculated GIDL with HiSIM2 including the proposed GIDL current model are compared with measurements in Fig. 5 a-e for NFETs and Fig. 6 a-b for PFETs. One model parameter set is varied for all bias conditions and all studied device sizes without binning option.
Proposed Extraction Error
The extraction error map of studied 5 NFETs is shown in Fig. 7 a-e. The maximum error in the accumulation region is +0.24 / −0.22, except the error index of the drain current.
The extraction error map of studied 2 PFETs is shown in Fig. 8 a-b. The maximum error in the accumulation region is +0.12 / −0.28, except the error index of the drain current.
Compared with the former model, the maximum error of the proposed model is improved from totally 0.83 to 0.46 of NMOS, and to 0.40 of PMOS by the error index. The main reason of this improvement is due to the Vds and Vgs dependence of the GIDL current model improvement. 
Influence on Circuit Performance
The influence of the GIDL current on circuit performances is investigated with the resistor load inverter circuit and the differential amplifier circuit. The simulation results are compared with and without the GIDL current. The strong influence on the GIDL current effect is shown in these circuit performances.
Resistor Load Inverter Circuit
The test circuit is shown in Fig. 9 . The input signal is directly connected to the gate terminal of NMOS. The output signal is observed on drain terminal of NMOS. This circuit usually uses a waveform conversion circuit with a sine wave as an input. It provides a simple study of the GIDL current influence.
The simulated results are shown in Fig. 10 with and without the GIDL current. The clear difference is caused by the GIDL current influence. The reason for the difference is caused by the increased GIDL leakage current as a function of the gate voltage in the accumulation region. Such drastic change of the waveform causes a serious problem in predicting circuit performance without the GIDL current.
Differential Amplifier Circuit
The test circuit is shown in Fig. 11 . In this circuit, the DC bias voltage is fixed differential amplifier by DC input voltage of IN+ terminal.
The simulated results are shown in Fig. 12 with and without the GIDL current. The difference observed in low input voltage is caused by the GIDL current influence. The GIDL current becomes manifest at high drain voltage and low gate voltage in comparison to the source voltage of the device. The reason of the difference is caused by the bulk terminal connection of the differential pair transistor, MN1 and MN2. The voltage between the gate terminal and the source terminal of MN1 is reversed in the low input voltage of MN1.
Conclusions
We have proposed a GIDL current model for the advanced technologies based on the complete surface potential based model HiSIM2. It has been demonstrated that the model reproduces measurements with a single model parameter set with- With the proposed model, the influence of the GIDL current on circuit performance has been investigated. The results show strong influence for the resistor load inverter circuit and the differential amplifier circuit fabricated with a 0.18 um MOSFET technology. This concludes the importance of the accurate GIDL current model for predicting accurate circuit performance.
